catarrh/simtrace
1
0
Fork 0
mirror of https://gitea.osmocom.org/sim-card/simtrace.git synced 2026-03-16 21:28:36 +03:00
Code Issues Packages Projects Releases Wiki Activity

bus switch CB3q3244 used instead of QS3244

Browse Source
This commit is contained in:
Kevin Redon
2011-06-20 17:26:04 +02:00
parent a260964aca
commit 13b6eff33a
16 changed files with 1036 additions and 677 deletions
Download Patch File Download Diff File Expand all files Collapse all files

BIN
hardware/datasheet/bus-switch_CB3Q3244.pdf Normal file
View File

Binary file not shown.

0
hardware/datasheet/QS3244-bus_switch.pdf → hardware/datasheet/bus-switch_QS3244.pdf
View File

1359
hardware/kicad/SIMtrace.brd
View File

File diff suppressed because it is too large Load Diff

6
hardware/kicad/SIMtrace.cmp
View File

@@ -1,4 +1,4 @@
Cmp-Mod V01 Created by CvPCB (2010-00-09 BZR 23xx)-stable date = Mo 20 Jun 2011 12:54:15 CEST Cmp-Mod V01 Created by CvPCB (2010-00-09 BZR 23xx)-stable date = Mo 20 Jun 2011 16:53:08 CEST
BeginCmp BeginCmp
TimeStamp = /4DC804A6; TimeStamp = /4DC804A6;
@@ -220,8 +220,8 @@ EndCmp
BeginCmp BeginCmp
TimeStamp = /4DC6A187; TimeStamp = /4DC6A187;
Reference = IC4; Reference = IC4;
ValeurCmp = QS3244; ValeurCmp = CB3Q3244;
IdModule = SSOP20; IdModule = SSOP20_BDQ;
EndCmp EndCmp
BeginCmp BeginCmp

4
hardware/kicad/SIMtrace.net
View File

@@ -1,4 +1,4 @@
# EESchema Netlist Version 1.1 created Mo 20 Jun 2011 12:54:15 CEST # EESchema Netlist Version 1.1 created Mo 20 Jun 2011 16:53:08 CEST
( (
( /4DC804A6 PIN_ARRAY_2X1 BT1 4.5-6V ( /4DC804A6 PIN_ARRAY_2X1 BT1 4.5-6V
( 1 N-000019 ) ( 1 N-000019 )
@@ -190,7 +190,7 @@
( 63 N-000033 ) ( 63 N-000033 )
( 64 +1.8V ) ( 64 +1.8V )
) )
( /4DC6A187 SSOP20 IC4 QS3244 ( /4DC6A187 SSOP20_BDQ IC4 CB3Q3244
( 1 /SC_SW ) ( 1 /SC_SW )
( 2 /VCC_PHONE ) ( 2 /VCC_PHONE )
( 4 /RST_PHONE ) ( 4 /RST_PHONE )

6
hardware/kicad/SIMtrace.pro
View File

@@ -1,4 +1,4 @@
update=Mo 20 Jun 2011 13:28:37 CEST update=Mo 20 Jun 2011 17:22:43 CEST
last_client=pcbnew last_client=pcbnew
[general] [general]
version=1 version=1
@@ -79,8 +79,8 @@ EquName1=devcms
[pcbnew] [pcbnew]
version=1 version=1
PadDrlX=0 PadDrlX=0
PadDimH=984 PadDimH=160
PadDimV=866 PadDimV=748
BoardThickness=630 BoardThickness=630
SgPcb45=1 SgPcb45=1
TxtPcbV=800 TxtPcbV=800

24
hardware/kicad/SIMtrace.sch
View File

@@ -1,4 +1,4 @@
EESchema Schematic File Version 2 date So 19 Jun 2011 14:34:17 CEST EESchema Schematic File Version 2 date Mo 20 Jun 2011 17:09:56 CEST
LIBS:power LIBS:power
LIBS:device LIBS:device
LIBS:transistors LIBS:transistors
@@ -38,8 +38,8 @@ EELAYER END
$Descr A4 11700 8267 $Descr A4 11700 8267
Sheet 1 1 Sheet 1 1
Title "SIMtrace hardware" Title "SIMtrace hardware"
Date "19 jun 2011" Date "20 jun 2011"
Rev "0.9.7" Rev "0.9.8"
Comp "osmocom" Comp "osmocom"
Comment1 "CC-BY-SA" Comment1 "CC-BY-SA"
Comment2 "" Comment2 ""
@@ -1163,47 +1163,47 @@ L QS3244 IC4
U 9 1 4DC6A187 U 9 1 4DC6A187
P 9200 6650 P 9200 6650
F 0 "IC4" V 9200 6650 60 0000 C CNN F 0 "IC4" V 9200 6650 60 0000 C CNN
F 1 "QS3244" V 9400 6650 60 0000 C CNN F 1 "CB3Q3244" V 9400 6650 60 0000 C CNN
F 2 "SSOP20" H 9200 6650 60 0001 C CNN F 2 "SSOP20" H 9200 6650 60 0001 C CNN
9 9200 6650 9 9200 6650
0 1 1 0 0 1 1 0
$EndComp $EndComp
$Comp $Comp
L QS3244 IC4 L CB3Q3244 IC4
U 5 1 4DC6A15F U 5 1 4DC6A15F
P 8450 6450 P 8450 6450
F 0 "IC4" V 8600 6450 60 0000 C CNN F 0 "IC4" V 8600 6450 60 0000 C CNN
F 1 "QS3244" H 8250 6300 60 0000 C CNN F 1 "CB3Q3244" H 8250 6300 60 0000 C CNN
F 2 "SSOP20" H 8450 6450 60 0001 C CNN F 2 "SSOP20" H 8450 6450 60 0001 C CNN
5 8450 6450 5 8450 6450
0 1 1 0 0 1 1 0
$EndComp $EndComp
$Comp $Comp
L QS3244 IC4 L CB3Q3244 IC4
U 3 1 4DC6A152 U 3 1 4DC6A152
P 8850 6350 P 8850 6350
F 0 "IC4" V 9000 6350 60 0000 C CNN F 0 "IC4" V 9000 6350 60 0000 C CNN
F 1 "QS3244" H 8650 6200 60 0000 C CNN F 1 "CB3Q3244" H 8650 6200 60 0000 C CNN
F 2 "SSOP20" H 8850 6350 60 0001 C CNN F 2 "SSOP20" H 8850 6350 60 0001 C CNN
3 8850 6350 3 8850 6350
0 1 1 0 0 1 1 0
$EndComp $EndComp
$Comp $Comp
L QS3244 IC4 L CB3Q3244 IC4
U 2 1 4DC6A149 U 2 1 4DC6A149
P 9250 6250 P 9250 6250
F 0 "IC4" V 9400 6250 60 0000 C CNN F 0 "IC4" V 9400 6250 60 0000 C CNN
F 1 "QS3244" H 9050 6100 60 0000 C CNN F 1 "CB3Q3244" H 9050 6100 60 0000 C CNN
F 2 "SSOP20" H 9250 6250 60 0001 C CNN F 2 "SSOP20" H 9250 6250 60 0001 C CNN
2 9250 6250 2 9250 6250
0 1 1 0 0 1 1 0
$EndComp $EndComp
$Comp $Comp
L QS3244 IC4 L CB3Q3244 IC4
U 1 1 4DC6A134 U 1 1 4DC6A134
P 9650 6150 P 9650 6150
F 0 "IC4" V 9800 6150 60 0000 C CNN F 0 "IC4" V 9800 6150 60 0000 C CNN
F 1 "QS3244" H 9450 6000 60 0000 C CNN F 1 "CB3Q3244" H 9450 6000 60 0000 C CNN
F 2 "SSOP20" H 9650 6150 60 0001 C CNN F 2 "SSOP20" H 9650 6150 60 0001 C CNN
1 9650 6150 1 9650 6150
0 1 1 0 0 1 1 0

2
hardware/kicad/lib/SIMtrace.bck
View File

@@ -1,4 +1,4 @@
EESchema-DOCLIB Version 2.0 Date: Tue 14 Jun 2011 11:30:58 PM CEST EESchema-DOCLIB Version 2.0 Date: Mi 15 Jun 2011 17:08:11 CEST
# #
$CMP BC847 $CMP BC847
F transistors/bipolar/*.* F transistors/bipolar/*.*

6
hardware/kicad/lib/SIMtrace.dcm
View File

@@ -1,9 +1,13 @@
EESchema-DOCLIB Version 2.0 Date: Mi 15 Jun 2011 17:08:11 CEST EESchema-DOCLIB Version 2.0 Date: Mo 20 Jun 2011 16:40:22 CEST
# #
$CMP BC847 $CMP BC847
F transistors/bipolar/*.* F transistors/bipolar/*.*
$ENDCMP $ENDCMP
# #
$CMP CB3Q3244
D SN74CB3Q3244
$ENDCMP
#
$CMP JTAG $CMP JTAG
D symbole general de connecteur D symbole general de connecteur
K CONN K CONN

101
hardware/kicad/lib/SIMtrace.lib
View File

@@ -1,4 +1,4 @@
EESchema-LIBRARY Version 2.3 Date: Mi 15 Jun 2011 17:08:11 CEST EESchema-LIBRARY Version 2.3 Date: Mo 20 Jun 2011 16:40:22 CEST
# #
# BC847 # BC847
# #
@@ -18,6 +18,105 @@ X C 3 100 200 100 D 40 40 1 1 P
ENDDRAW ENDDRAW
ENDDEF ENDDEF
# #
# CB3Q3244
#
DEF CB3Q3244 IC 0 0 Y Y 9 L N
F0 "IC" -150 200 60 H V C CNN
F1 "CB3Q3244" -300 -150 60 H V C CNN
DRAW
C -85 0 10 1 1 0 N
P 3 1 1 0 -200 0 -250 0 -250 0 N
P 3 1 1 0 0 0 -75 0 -75 0 N
P 3 1 1 0 0 50 0 -50 0 -50 N
P 3 1 1 0 25 50 25 -50 25 -50 N
P 4 1 1 0 25 -25 100 -25 100 -100 100 -100 N
P 4 1 1 0 25 25 100 25 100 100 100 100 N
P 5 1 1 0 -200 50 -100 0 -200 -50 -200 50 -200 50 N
X /1OE 1 -400 0 150 R 60 60 1 1 I
X 1A1 2 100 250 150 D 60 60 1 1 B
X 1B1 18 100 -250 150 U 60 60 1 1 B
C -85 0 10 2 1 0 N
P 3 2 1 0 -200 0 -250 0 -250 0 N
P 3 2 1 0 0 0 -75 0 -75 0 N
P 3 2 1 0 0 50 0 -50 0 -50 N
P 3 2 1 0 25 50 25 -50 25 -50 N
P 4 2 1 0 25 -25 100 -25 100 -100 100 -100 N
P 4 2 1 0 25 25 100 25 100 100 100 100 N
P 5 2 1 0 -200 50 -200 -50 -100 0 -200 50 -200 50 N
X /1OE 1 -400 0 150 R 60 60 2 1 I
X 1A2 4 100 250 150 D 60 60 2 1 B
X 1B2 16 100 -250 150 U 60 60 2 1 B
C -85 0 10 3 1 0 N
P 3 3 1 0 -200 0 -250 0 -250 0 N
P 3 3 1 0 0 0 -75 0 -75 0 N
P 3 3 1 0 0 50 0 -50 0 -50 N
P 3 3 1 0 25 50 25 -50 25 -50 N
P 4 3 1 0 25 -25 100 -25 100 -100 100 -100 N
P 4 3 1 0 25 25 100 25 100 100 100 100 N
P 5 3 1 0 -200 50 -200 -50 -100 0 -200 50 -200 50 N
X /1OE 1 -400 0 150 R 60 60 3 1 I
X 1A3 6 100 250 150 D 60 60 3 1 B
X 1B3 14 100 -250 150 U 60 60 3 1 B
C -85 0 10 4 1 0 N
P 3 4 1 0 -200 0 -250 0 -250 0 N
P 3 4 1 0 0 0 -75 0 -75 0 N
P 3 4 1 0 0 50 0 -50 0 -50 N
P 3 4 1 0 25 50 25 -50 25 -50 N
P 4 4 1 0 25 -25 100 -25 100 -100 100 -100 N
P 4 4 1 0 25 25 100 25 100 100 100 100 N
P 5 4 1 0 -200 50 -200 -50 -100 0 -200 50 -200 50 N
X /1OE 1 -400 0 150 R 60 60 4 1 I
X 1A4 8 100 250 150 D 60 60 4 1 B
X 1B4 12 100 -250 150 U 60 60 4 1 B
C -85 0 10 5 1 0 N
P 3 5 1 0 -250 0 -200 0 -200 0 N
P 3 5 1 0 0 0 -75 0 -75 0 N
P 3 5 1 0 0 50 0 -50 0 -50 N
P 3 5 1 0 25 50 25 -50 25 -50 N
P 4 5 1 0 25 -25 100 -25 100 -100 100 -100 N
P 4 5 1 0 25 25 100 25 100 100 100 100 N
P 5 5 1 0 -200 50 -200 -50 -100 0 -200 50 -200 50 N
X 2B1 9 100 -250 150 U 60 60 5 1 B
X 2A1 11 100 250 150 D 60 60 5 1 B
X /2OE 19 -400 0 150 R 60 60 5 1 I
C -85 0 10 6 1 0 N
P 3 6 1 0 0 0 -75 0 -75 0 N
P 3 6 1 0 0 50 0 -50 0 -50 N
P 3 6 1 0 25 50 25 -50 25 -50 N
P 4 6 1 0 -200 0 -250 0 -250 0 -250 0 N
P 4 6 1 0 25 -25 100 -25 100 -100 100 -100 N
P 4 6 1 0 25 25 100 25 100 100 100 100 N
P 5 6 1 0 -200 50 -200 -50 -100 0 -200 50 -200 50 N
X 2B2 7 100 -250 150 U 60 60 6 1 B
X 2A2 13 100 250 150 D 60 60 6 1 B
X /2OE 19 -400 0 150 R 60 60 6 1 I
C -85 0 10 7 1 0 N
P 3 7 1 0 -200 0 -250 0 -250 0 N
P 3 7 1 0 0 0 -75 0 -75 0 N
P 3 7 1 0 0 50 0 -50 0 -50 N
P 3 7 1 0 25 50 25 -50 25 -50 N
P 4 7 1 0 25 -25 100 -25 100 -100 100 -100 N
P 4 7 1 0 25 25 100 25 100 100 100 100 N
P 5 7 1 0 -200 50 -200 -50 -100 0 -200 50 -200 50 N
X 2B3 5 100 -250 150 U 60 60 7 1 B
X 2A3 15 100 250 150 D 60 60 7 1 B
X /2OE 19 -400 0 150 R 60 60 7 1 I
C -85 0 10 8 1 0 N
P 3 8 1 0 -200 0 -250 0 -250 0 N
P 3 8 1 0 0 0 -75 0 -75 0 N
P 3 8 1 0 0 50 0 -50 0 -50 N
P 3 8 1 0 25 50 25 -50 25 -50 N
P 4 8 1 0 25 -25 100 -25 100 -100 100 -100 N
P 4 8 1 0 25 25 100 25 100 100 100 100 N
P 5 8 1 0 -200 50 -200 -50 -100 0 -200 50 -200 50 N
X 2B4 3 100 -250 150 U 60 60 8 1 B
X 2A4 17 100 250 150 D 60 60 8 1 B
X /2OE 19 -400 0 150 R 60 60 8 1 I
X GND 10 100 -250 150 U 60 60 9 1 W
X VCC 20 100 250 150 D 60 60 9 1 W
ENDDRAW
ENDDEF
#
# DEBUG # DEBUG
# #
DEF DEBUG P 0 30 Y Y 1 F N DEF DEBUG P 0 30 Y Y 1 F N

8
hardware/kicad/lib/SIMtrace.mdc
View File

@@ -1,4 +1,4 @@
PCBNEW-LibDoc----V1 Mo 20 Jun 2011 13:12:41 CEST PCBNEW-LibDoc----V1 Mo 20 Jun 2011 16:31:41 CEST
# #
$MODULE pin_array_10x2 $MODULE pin_array_10x2
Li pin_array_10x2 Li pin_array_10x2
@@ -11,4 +11,10 @@ Li USB-MINI-B_UX60
Cd Hirose UX60-MB-5ST Cd Hirose UX60-MB-5ST
$EndMODULE $EndMODULE
# #
$MODULE SSOP20_BDQ
Li SSOP20_BDQ
Cd SSOP 20 pins
Kw CMS SSOP SMD
$EndMODULE
#
$EndLIBDOC $EndLIBDOC

171
hardware/kicad/lib/SIMtrace.mod
View File

@@ -1,4 +1,4 @@
PCBNEW-LibModule-V1 Mo 20 Jun 2011 13:12:41 CEST PCBNEW-LibModule-V1 Mo 20 Jun 2011 16:31:41 CEST
$INDEX $INDEX
CAP_AVE_E CAP_AVE_E
SC_ID0 SC_ID0
@@ -13,6 +13,7 @@ PUSH_BUTTON
SOIC8 SOIC8
SOT23_BC847 SOT23_BC847
USB-MINI-B_UX60 USB-MINI-B_UX60
SSOP20_BDQ
$EndINDEX $EndINDEX
$MODULE CAP_AVE_E $MODULE CAP_AVE_E
Po 0 0 0 15 4CFCEE9A 00000000 ~~ Po 0 0 0 15 4CFCEE9A 00000000 ~~
@@ -830,7 +831,7 @@ Po 0 0 0 15 4DFF2B1C 00000000 ~~
Li USB-MINI-B_UX60 Li USB-MINI-B_UX60
Cd Hirose UX60-MB-5ST Cd Hirose UX60-MB-5ST
Sc 00000000 Sc 00000000
AR AR
Op 0 0 0 Op 0 0 0
T0 0 3228 600 600 0 120 N V 21 N"USB-MINI-B_UX60" T0 0 3228 600 600 0 120 N V 21 N"USB-MINI-B_UX60"
T1 0 -1969 600 600 0 120 N V 21 N"VAL**" T1 0 -1969 600 600 0 120 N V 21 N"VAL**"
@@ -923,4 +924,170 @@ Ne 0 ""
Po 1654 1299 Po 1654 1299
$EndPAD $EndPAD
$EndMODULE USB-MINI-B_UX60 $EndMODULE USB-MINI-B_UX60
$MODULE SSOP20_BDQ
Po 0 0 0 15 4DFF59C4 00000000 ~~
Li SSOP20_BDQ
Cd SSOP 20 pins
Kw CMS SSOP SMD
Sc 00000000
AR
Op 0 0 0
At SMD
T0 0 -250 300 300 0 50 N V 21 N"SSOP20_DBQ"
T1 0 250 300 300 0 50 N V 21 N"Val**"
DS 1500 -700 -1500 -700 65 21
DS -1500 700 1500 700 65 21
DS 1500 -700 1500 700 65 21
DS -1500 700 -1500 -700 60 21
DC -1300 500 -1400 400 50 21
DS -1500 -250 -1200 -250 50 21
DS -1200 -250 -1200 250 50 21
DS -1200 250 -1500 250 50 21
$PAD
Sh "1" R 160 748 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -1150 1050
$EndPAD
$PAD
Sh "2" R 160 748 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -900 1050
$EndPAD
$PAD
Sh "3" R 160 748 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -640 1050
$EndPAD
$PAD
Sh "4" R 160 748 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -380 1050
$EndPAD
$PAD
Sh "5" R 160 748 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -130 1050
$EndPAD
$PAD
Sh "6" R 160 748 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 130 1050
$EndPAD
$PAD
Sh "7" R 160 748 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 390 1050
$EndPAD
$PAD
Sh "8" R 160 748 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 640 1050
$EndPAD
$PAD
Sh "9" R 160 748 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 900 1050
$EndPAD
$PAD
Sh "10" R 160 748 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 1150 1050
$EndPAD
$PAD
Sh "11" R 160 748 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 1150 -1050
$EndPAD
$PAD
Sh "12" R 160 748 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 900 -1050
$EndPAD
$PAD
Sh "13" R 160 748 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 640 -1050
$EndPAD
$PAD
Sh "14" R 160 748 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 390 -1050
$EndPAD
$PAD
Sh "15" R 160 748 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 130 -1050
$EndPAD
$PAD
Sh "16" R 160 748 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -130 -1050
$EndPAD
$PAD
Sh "17" R 160 748 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -380 -1050
$EndPAD
$PAD
Sh "18" R 160 748 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -640 -1050
$EndPAD
$PAD
Sh "19" R 160 748 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -900 -1050
$EndPAD
$PAD
Sh "20" R 160 748 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -1150 -1050
$EndPAD
$SHAPE3D
Na "smd/cms_so20.wrl"
Sc 0.255000 0.330000 0.300000
Of 0.000000 0.000000 0.000000
Ro 0.000000 0.000000 0.000000
$EndSHAPE3D
$EndMODULE SSOP20_BDQ
$EndLIBRARY $EndLIBRARY

22
hardware/kicad/lib/smartcard.bak
View File

@@ -1,4 +1,4 @@
PCBNEW-LibModule-V1 Mo 20 Jun 2011 15:28:40 CEST PCBNEW-LibModule-V1 Mo 20 Jun 2011 15:32:10 CEST
$INDEX $INDEX
smartcard-CARDSOCKET smartcard-CARDSOCKET
SIM_AMPHENOL SIM_AMPHENOL
@@ -112,7 +112,7 @@ Po -10000 1000
$EndPAD $EndPAD
$EndMODULE CARDSOCKET $EndMODULE CARDSOCKET
$MODULE SIM_AMPHENOL $MODULE SIM_AMPHENOL
Po 0 0 0 15 4DFF4B03 00000000 ~~ Po 0 0 0 15 4DFF4BD6 00000000 ~~
Li SIM_AMPHENOL Li SIM_AMPHENOL
Sc 00000000 Sc 00000000
AR AR
@@ -203,63 +203,63 @@ $EndPAD
$PAD $PAD
Sh "" R 1181 472 0 0 0 Sh "" R 1181 472 0 0 0
Dr 0 0 0 Dr 0 0 0
At SMD N 0C000000 At SMD N 00008000
Ne 0 "" Ne 0 ""
Po 9193 0 Po 9193 0
$EndPAD $EndPAD
$PAD $PAD
Sh "" R 1181 472 0 0 0 Sh "" R 1181 472 0 0 0
Dr 0 0 0 Dr 0 0 0
At SMD N 0C000000 At SMD N 00008000
Ne 0 "" Ne 0 ""
Po 9193 2000 Po 9193 2000
$EndPAD $EndPAD
$PAD $PAD
Sh "" R 1181 472 0 0 0 Sh "" R 1181 472 0 0 0
Dr 0 0 0 Dr 0 0 0
At SMD N 0C000000 At SMD N 00008000
Ne 0 "" Ne 0 ""
Po 9193 1000 Po 9193 1000
$EndPAD $EndPAD
$PAD $PAD
Sh "" R 1181 472 0 0 0 Sh "" R 1181 472 0 0 0
Dr 0 0 0 Dr 0 0 0
At SMD N 0C000000 At SMD N 00008000
Ne 0 "" Ne 0 ""
Po 9193 -1000 Po 9193 -1000
$EndPAD $EndPAD
$PAD $PAD
Sh "" R 1181 472 0 0 0 Sh "" R 1181 472 0 0 0
Dr 0 0 0 Dr 0 0 0
At SMD N 0C000000 At SMD N 00008000
Ne 0 "" Ne 0 ""
Po 6193 -1000 Po 6193 -1000
$EndPAD $EndPAD
$PAD $PAD
Sh "" R 1181 472 0 0 0 Sh "" R 1181 472 0 0 0
Dr 0 0 0 Dr 0 0 0
At SMD N 0C000000 At SMD N 00008000
Ne 0 "" Ne 0 ""
Po 6193 0 Po 6193 0
$EndPAD $EndPAD
$PAD $PAD
Sh "" R 1181 472 0 0 0 Sh "" R 1181 472 0 0 0
Dr 0 0 0 Dr 0 0 0
At SMD N 0C000000 At SMD N 00008000
Ne 0 "" Ne 0 ""
Po 6193 1000 Po 6193 1000
$EndPAD $EndPAD
$PAD $PAD
Sh "" R 1181 472 0 0 0 Sh "" R 1181 472 0 0 0
Dr 0 0 0 Dr 0 0 0
At SMD N 0C000000 At SMD N 00008000
Ne 0 "" Ne 0 ""
Po 6193 2000 Po 6193 2000
$EndPAD $EndPAD
$PAD $PAD
Sh "" R 4331 1732 0 0 0 Sh "" R 4331 1732 0 0 0
Dr 0 0 0 Dr 0 0 0
At SMD N 00800000 At SMD N 00008000
Ne 0 "" Ne 0 ""
Po 2291 2547 Po 2291 2547
$EndPAD $EndPAD

2
hardware/kicad/lib/smartcard.mdc
View File

@@ -1,4 +1,4 @@
PCBNEW-LibDoc----V1 Mo 20 Jun 2011 15:32:10 CEST PCBNEW-LibDoc----V1 Mo 20 Jun 2011 16:27:09 CEST
# #
$MODULE smartcard-CARDSOCKET $MODULE smartcard-CARDSOCKET
Li smartcard-CARDSOCKET Li smartcard-CARDSOCKET

2
hardware/kicad/lib/smartcard.mod
View File

@@ -1,4 +1,4 @@
PCBNEW-LibModule-V1 Mo 20 Jun 2011 15:32:10 CEST PCBNEW-LibModule-V1 Mo 20 Jun 2011 16:27:09 CEST
$INDEX $INDEX
smartcard-CARDSOCKET smartcard-CARDSOCKET
SIM_AMPHENOL SIM_AMPHENOL

BIN
hardware/pcb/bom/BOM.ods
View File

Binary file not shown.