schematic: mark JP1 and JP2 as dot no place

Browse Source

the protruding through hole pins of the header for the jumper
might get shorted when the board lies on a conductive surface,
leading to unwanted flash erase (JP2) or false TST signal (JP1)

Change-Id: I7fc6176d8c63ab8274b641e7bcd990093af3c4ca

...

This commit is contained in:

Kévin Redon

2019-09-03 17:47:52 +02:00

parent 2ad8ff8100

commit 31f31e24eb

2 changed files with 4 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download Patch File Download Diff File Expand all files Collapse all files

BIN

hardware/pcb/schema/SIMtrace.pdf

Binary file not shown.