catarrh/simtrace
1
0
Fork 0
mirror of https://gitea.osmocom.org/sim-card/simtrace.git synced 2026-03-27 18:58:36 +03:00
Code Issues Packages Projects Releases Wiki Activity

new USB and jack 2.5 footprint used in the schema. netlist and component list generated

Browse Source
This commit is contained in:
Kevin Redon
2011-07-01 13:06:14 +02:00
parent 945909a241
commit 6c9a1f4f50
3 changed files with 11 additions and 11 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
hardware/kicad/SIMtrace.cmp
View File

@@ -1,4 +1,4 @@
Cmp-Mod V01 Created by CvPCB (2011-06-08)-testing date = Fr 01 Jul 2011 11:30:45 CEST Cmp-Mod V01 Created by CvPCB (2011-06-08)-testing date = Fr 01 Jul 2011 13:03:37 CEST
BeginCmp BeginCmp
TimeStamp = /4DC804A6; TimeStamp = /4DC804A6;
@@ -241,15 +241,15 @@ EndCmp
BeginCmp BeginCmp
TimeStamp = /4CFAC6EA; TimeStamp = /4CFAC6EA;
Reference = J1; Reference = J1;
ValeurCmp = USB-B_MINI; ValeurCmp = USB;
IdModule = USB-MINI-B_UX60; IdModule = USB-MINI-B_54819-0519;
EndCmp EndCmp
BeginCmp BeginCmp
TimeStamp = /4DCBE233; TimeStamp = /4DCBE233;
Reference = J2; Reference = J2;
ValeurCmp = JACK_2.5; ValeurCmp = JACK_2.5;
IdModule = JACK_2.5; IdModule = JACK2.5_SJ1-2503A;
EndCmp EndCmp
BeginCmp BeginCmp

6
hardware/kicad/SIMtrace.net
View File

@@ -1,4 +1,4 @@
# EESchema Netlist Version 1.1 created Fr 01 Jul 2011 11:30:45 CEST # EESchema Netlist Version 1.1 created Fr 01 Jul 2011 13:03:37 CEST
( (
( /4DC804A6 PIN_ARRAY_2X1 BT1 4.5-6V ( /4DC804A6 PIN_ARRAY_2X1 BT1 4.5-6V
( 1 N-000013 ) ( 1 N-000013 )
@@ -213,14 +213,14 @@
( 4 /VCC_FWD ) ( 4 /VCC_FWD )
( 5 /VCC_PHONE ) ( 5 /VCC_PHONE )
) )
( /4CFAC6EA USB-MINI-B_UX60 J1 USB-B_MINI ( /4CFAC6EA USB-MINI-B_54819-0519 J1 USB
( 1 N-000060 ) ( 1 N-000060 )
( 2 N-000059 ) ( 2 N-000059 )
( 3 N-000065 ) ( 3 N-000065 )
( 4 /A-B-DETECT ) ( 4 /A-B-DETECT )
( 5 GND ) ( 5 GND )
) )
( /4DCBE233 JACK_2.5 J2 JACK_2.5 ( /4DCBE233 JACK2.5_SJ1-2503A J2 JACK_2.5
( 1 GND ) ( 1 GND )
( 2 /DRXD ) ( 2 /DRXD )
( 3 /DTXD ) ( 3 /DTXD )

8
hardware/kicad/SIMtrace.sch
View File

@@ -1,4 +1,4 @@
EESchema Schematic File Version 2 date Fr 01 Jul 2011 11:31:02 CEST EESchema Schematic File Version 2 date Fr 01 Jul 2011 13:04:19 CEST
LIBS:power LIBS:power
LIBS:device LIBS:device
LIBS:transistors LIBS:transistors
@@ -921,7 +921,7 @@ U 1 1 4DCBE233
P 10700 3250 P 10700 3250
F 0 "J2" H 10650 3400 50 0000 L BNN F 0 "J2" H 10650 3400 50 0000 L BNN
F 1 "JACK_2.5" H 10550 3050 50 0000 L BNN F 1 "JACK_2.5" H 10550 3050 50 0000 L BNN
F 2 "JACK_2.5" H 10700 3250 60 0001 C CNN F 2 "JACK2.5_SJ1-2503A" H 10700 3250 60 0001 C CNN
1 10700 3250 1 10700 3250
-1 0 0 -1 -1 0 0 -1
$EndComp $EndComp
@@ -1240,8 +1240,8 @@ L USB-B_MINI J1
U 1 1 4CFAC6EA U 1 1 4CFAC6EA
P 750 2800 P 750 2800
F 0 "J1" H 800 3250 50 0000 L BNN F 0 "J1" H 800 3250 50 0000 L BNN
F 1 "USB-B_MINI" H 650 2350 50 0000 L BNN F 1 "USB" H 650 2350 50 0000 L BNN
F 2 "USB-MINI-B_UX60" H 750 2800 60 0001 C CNN F 2 "USB-MINI-B_54819-0519" H 750 2800 60 0001 C CNN
1 750 2800 1 750 2800
1 0 0 -1 1 0 0 -1
$EndComp $EndComp