catarrh/simtrace
1
0
Fork 0
mirror of https://gitea.osmocom.org/sim-card/simtrace.git synced 2026-03-16 21:28:36 +03:00
Code Issues Packages Projects Releases Wiki Activity
Files
31f31e24eb2ad5c77bf26ea15ca45ea1940c9834
simtrace/hardware/pcb/schema
History
Kévin Redon 31f31e24eb schematic: mark JP1 and JP2 as dot no place 
the protruding through hole pins of the header for the jumper
might get shorted when the board lies on a conductive surface,
leading to unwanted flash erase (JP2) or false TST signal (JP1)

Change-Id: I7fc6176d8c63ab8274b641e7bcd990093af3c4ca
2019-09-03 17:47:55 +02:00
..
SIMtrace.pdf
schematic: mark JP1 and JP2 as dot no place
2019-09-03 17:47:55 +02:00