catarrh/simtrace
1
0
Fork 0
mirror of https://gitea.osmocom.org/sim-card/simtrace.git synced 2026-03-17 05:38:37 +03:00
Code Issues Packages Projects Releases Wiki Activity
Files
v1.3
simtrace/hardware/pcb/gerber
History
Kévin Redon 83d28736a3 Merge branch 'v1.3' 
Change-Id: I8ecde4dd1b6ff749e762bb2c42f99df04723c753
2019-10-01 14:44:15 +02:00
..
simadapter1-Back.gbl
production version of SIM-SAM adapter
2012-03-16 08:52:00 +01:00
simadapter1-Front.gtl
production version of SIM-SAM adapter
2012-03-16 08:52:00 +01:00
simadapter1-Mask_Back.gbs
production version of SIM-SAM adapter
2012-03-16 08:52:00 +01:00
simadapter1-Mask_Front.gts
production version of SIM-SAM adapter
2012-03-16 08:52:00 +01:00
simadapter1-SilkS_Back.gbo
production version of SIM-SAM adapter
2012-03-16 08:52:00 +01:00
simadapter1-SilkS_Front.gto
production version of SIM-SAM adapter
2012-03-16 08:52:00 +01:00
simadapter1.drl
production version of SIM-SAM adapter
2012-03-16 08:52:00 +01:00
simcable-Back.gbl
schema/PCB/gerber output for simcable generated
2011-07-02 11:20:59 +02:00
simcable-drl.pho
schema/PCB/gerber output for simcable generated
2011-07-02 11:20:59 +02:00
simcable-Front.gtl
schema/PCB/gerber output for simcable generated
2011-07-02 11:20:59 +02:00
simcable-Mask_Back.gbs
schema/PCB/gerber output for simcable generated
2011-07-02 11:20:59 +02:00
simcable-Mask_Front.gts
schema/PCB/gerber output for simcable generated
2011-07-02 11:20:59 +02:00
simcable-PCB_Edges.gbr
schema/PCB/gerber output for simcable generated
2011-07-02 11:20:59 +02:00
simcable.drl
schema/PCB/gerber output for simcable generated
2011-07-02 11:20:59 +02:00
simffc-Eco1.gbr
FFC: add edges of stiffener to Eco1 layer
2011-12-15 12:02:23 +01:00
simffc-Front.gtl
FFC: add edges of stiffener to Eco1 layer
2011-12-15 12:02:23 +01:00
simffc-Mask_Front.gts
FFC: add edges of stiffener to Eco1 layer
2011-12-15 12:02:23 +01:00
simffc-PCB_Edges.gbr
FFC: add edges of stiffener to Eco1 layer
2011-12-15 12:02:23 +01:00
SIMtrace-B_Mask.gbs
exported fabrication files
2013-10-27 12:49:58 +01:00
SIMtrace-B_Mask.pho
MCU pin 48 used to identify v1.3 by putting it to ground (with internal pull-up)
2013-10-27 17:11:29 +01:00
SIMtrace-B_Paste.gbp
exported fabrication files
2013-10-27 12:49:58 +01:00
SIMtrace-B_Paste.pho
MCU pin 48 used to identify v1.3 by putting it to ground (with internal pull-up)
2013-10-27 17:11:29 +01:00
SIMtrace-B_SilkS.gbo
exported fabrication files
2013-10-27 12:49:58 +01:00
SIMtrace-B_SilkS.pho
MCU pin 48 used to identify v1.3 by putting it to ground (with internal pull-up)
2013-10-27 17:11:29 +01:00
SIMtrace-Back.gbl
Merge branch 'v1.3'
2019-10-01 14:44:15 +02:00
SIMtrace-Back.pho
MCU pin 48 used to identify v1.3 by putting it to ground (with internal pull-up)
2013-10-27 17:11:29 +01:00
SIMtrace-drl.pho
Merge branch 'v1.0_production'
2019-10-01 14:21:04 +02:00
SIMtrace-Edge_Cuts.gbr
exported fabrication files
2013-10-27 12:49:58 +01:00
SIMtrace-Edge_Cuts.pho
MCU pin 48 used to identify v1.3 by putting it to ground (with internal pull-up)
2013-10-27 17:11:29 +01:00
SIMtrace-F_Mask.gts
exported fabrication files
2013-10-27 12:49:58 +01:00
SIMtrace-F_Mask.pho
MCU pin 48 used to identify v1.3 by putting it to ground (with internal pull-up)
2013-10-27 17:11:29 +01:00
SIMtrace-F_Paste.gtp
exported fabrication files
2013-10-27 12:49:58 +01:00
SIMtrace-F_Paste.pho
MCU pin 48 used to identify v1.3 by putting it to ground (with internal pull-up)
2013-10-27 17:11:29 +01:00
SIMtrace-F_SilkS.gto
exported fabrication files
2013-10-27 12:49:58 +01:00
SIMtrace-F_SilkS.pho
MCU pin 48 used to identify v1.3 by putting it to ground (with internal pull-up)
2013-10-27 17:11:29 +01:00
SIMtrace-Front.gtl
Merge branch 'v1.3'
2019-10-01 14:44:15 +02:00
SIMtrace-Front.pho
MCU pin 48 used to identify v1.3 by putting it to ground (with internal pull-up)
2013-10-27 17:11:29 +01:00