mirror of
https://github.com/gillham/logic_analyzer.git
synced 2026-05-01 23:53:02 +03:00
Add 2MHz and 4MHz sample rate support.
Use unrolled loops to sample at 2MHz & 4MHz rates. Based on some testing by Bob Davis (http://bobdavis321.blogspot.com) The maximum with a 16MHz clock is 5.3333MHz (3 cycles per sample) but sampling at that rate isn't very accurate. Accuracy is pretty good at 2MHz & 4MHz.
This commit is contained in:
14455
logic_analyzer_inline_2mhz.ino
Normal file
14455
logic_analyzer_inline_2mhz.ino
Normal file
File diff suppressed because it is too large
Load Diff
Reference in New Issue
Block a user