public/logic_analyzer_sump
1
0
Fork 0
mirror of https://github.com/gillham/logic_analyzer.git synced 2026-05-02 08:35:21 +03:00
Code Issues Packages Projects Releases Wiki Activity

Add 2MHz and 4MHz sample rate support.

Browse Source 
Use unrolled loops to sample at 2MHz & 4MHz rates.  Based on some
testing by Bob Davis (http://bobdavis321.blogspot.com)
The maximum with a 16MHz clock is 5.3333MHz (3 cycles per sample) but
sampling at that rate isn't very accurate.  Accuracy is pretty good at
2MHz & 4MHz.
This commit is contained in:
Andrew Gillham
2013-08-03 12:33:23 -07:00
parent 69de405dd5
commit d7c1bf52a8
6 changed files with 28960 additions and 14 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
ols.profile-agla.cfg
View File

@@ -11,7 +11,7 @@ device.clockspeed = 16000000
# Whether or not double-data-rate is supported by the device (also known as the "demux"-mode).
device.supports_ddr = false
# Supported sample rates in Hertz, separated by comma's
device.samplerates = 10, 20, 50, 100, 200, 500, 1000, 2000, 5000, 10000, 20000, 50000, 100000, 200000, 500000, 1000000
device.samplerates = 10, 20, 50, 100, 200, 500, 1000, 2000, 5000, 10000, 20000, 50000, 100000, 200000, 500000, 1000000, 2000000, 4000000
# What capture clocks are supported
device.captureclock = INTERNAL
# The supported capture sizes, in bytes