public/pysim
1
0
Fork 1
mirror of https://gitea.osmocom.org/sim-card/pysim.git synced 2026-03-27 15:58:34 +03:00
Code Issues Packages Projects Releases Wiki Activity

commands: Check SW for UPDATE BIN / UPDATE REC / VERIFY CHV

Browse Source
This commit is contained in:
Harald Welte
2011-03-22 21:47:20 +01:00
parent 530076ebba
commit 982a3075f9
1 changed files with 3 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
pySim/commands.py
View File

@@ -50,7 +50,7 @@ class SimCardCommands(object):
ef = [ef] ef = [ef]
self.select_file(ef) self.select_file(ef)
pdu = 'a0d6%04x%02x' % (offset, len(data)/2) + data pdu = 'a0d6%04x%02x' % (offset, len(data)/2) + data
return self._tp.send_apdu(pdu) return self._tp.send_apdu_checksw(pdu)
def read_record(self, ef, rec_no): def read_record(self, ef, rec_no):
if not hasattr(type(ef), '__iter__'): if not hasattr(type(ef), '__iter__'):
@@ -71,7 +71,7 @@ class SimCardCommands(object):
else: else:
rec_length = len(data)/2 rec_length = len(data)/2
pdu = ('a0dc%02x04%02x' % (rec_no, rec_length)) + data pdu = ('a0dc%02x04%02x' % (rec_no, rec_length)) + data
return self._tp.send_apdu(pdu) return self._tp.send_apdu_checksw(pdu)
def record_size(self, ef): def record_size(self, ef):
r = self.select_file(ef) r = self.select_file(ef)
@@ -92,4 +92,4 @@ class SimCardCommands(object):
def verify_chv(self, chv_no, code): def verify_chv(self, chv_no, code):
fc = rpad(b2h(code), 16) fc = rpad(b2h(code), 16)
return self._tp.send_apdu('a02000' + ('%02x' % chv_no) + '08' + fc) return self._tp.send_apdu_checksw('a02000' + ('%02x' % chv_no) + '08' + fc)