public/pysim
1
0
Fork 1
mirror of https://gitea.osmocom.org/sim-card/pysim.git synced 2026-10-18 18:17:09 +03:00
Code Issues Packages Projects Releases Wiki Activity

cat: Fix alpha identifier

Browse Source 
Add implementation so that it prints.

Change-Id: I01aaeb84480c337e6328ef4e20321018525bd9d4
Signed-off-by: Eric Salem <ericsalem@gmail.com>
This commit is contained in:
Eric Salem
2026-10-05 14:49:35 -05:00
parent 3c437d41e0
commit 23a6fb93f9
1 changed files with 2 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files
pySim/cat.py
+2 -3
View File
@@ -24,7 +24,7 @@ from construct import Int8ub, Int16ub, Byte, BitsInteger
from construct import Struct, Enum, BitStruct, this
from construct import Switch, GreedyRange, FlagsEnum, Adapter
from osmocom.tlv import TLV_IE, COMPR_TLV_IE, BER_TLV_IE, TLV_IE_Collection
from osmocom.construct import PlmnAdapter, BcdAdapter, GsmStringAdapter, TonNpi, GsmString, Bytes, GreedyBytes
from osmocom.construct import PlmnAdapter, BcdAdapter, GsmOrUcs2Adapter, GsmStringAdapter, TonNpi, GsmString, Bytes, GreedyBytes
from osmocom.utils import b2h, h2b
from pySim.utils import dec_xplmn_w_act
@@ -37,8 +37,7 @@ class Address(COMPR_TLV_IE, tag=0x86):
# TS 102 223 Section 8.2
class AlphaIdentifier(COMPR_TLV_IE, tag=0x85):
# FIXME: like EF.ADN
pass
_construct = GsmOrUcs2Adapter(GreedyBytes)
# TS 102 223 Section 8.3
class Subaddress(COMPR_TLV_IE, tag=0x88):