mirror of
https://gitea.osmocom.org/sim-card/simtrace2.git
synced 2026-03-16 21:28:33 +03:00
qmod: Don't violate PLL minimum output frequency
Table 42-31 ofd DOC6500 states that the minimum output frequency of the PLL is 60 MHz. The existing qmod code violated this by configuring the PLL multiplier output to 12*4 = 48 MHz. Let's use 12*8 = 96 and then divide that by two to get to the desired 48 MHz. This might help to resolve the non-working USB on the qmod so far.
This commit is contained in:
@@ -53,11 +53,11 @@
|
||||
| CKGR_PLLAR_DIVA(0x5))
|
||||
#define BOARD_MCKR (PMC_MCKR_PRES_CLK | PMC_MCKR_CSS_PLLA_CLK)
|
||||
#else /* qmod */
|
||||
/* QMod has 12 MHz clock, so multply by 4 and divide by 1 */
|
||||
/* QMod has 12 MHz clock, so multply by 8 (96 MHz) and divide by 2 */
|
||||
#define BOARD_PLLAR (CKGR_PLLAR_STUCKTO1 \
|
||||
| CKGR_PLLAR_MULA(4-1) \
|
||||
| CKGR_PLLAR_MULA(8-1) \
|
||||
| CKGR_PLLAR_PLLACOUNT(0x1) \
|
||||
| CKGR_PLLAR_DIVA(1))
|
||||
| CKGR_PLLAR_DIVA(2))
|
||||
#define BOARD_MCKR (PMC_MCKR_PRES_CLK | PMC_MCKR_CSS_PLLA_CLK)
|
||||
#endif
|
||||
/* Clock settings at 64MHz for 18 MHz crystal */
|
||||
|
||||
Reference in New Issue
Block a user